ICS854S058I
Description
The ICS854S058I is an 8:1 Differential-to-LVDS Clock Multiplexer which can operate up to 2.5GHz. The ICS854S058I has 8 selectable differential clock inputs. The PCLK, n PCLK input pairs can accept LVPECL, LVDS, SSTL or CML levels. The fully differential architecture and low propagation delay make it ideal for use in clock distribution circuits. The select pins have internal pulldown resistors. The SEL2 pin is the most significant bit and the binary number applied to the select pins will select the same numbered data input (i.e., 000 selects PCLK0, n PCLK0).
Features
- High speed 8:1 differential multiplexer
- One differential LVDS output pair
- Eight selectable differential PCLK, n PCLK input pairs
- PCLKx, n PCLKx pairs can accept the following differential input levels: LVPECL, LVDS, SSTL, CML
- Maximum output frequency: 2.5GHz
- Translates any single ended input signal to LVDS levels with resistor bias on n PCLKx input
- Additive phase jitter, RMS: 0.065ps (typical)
-...
